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FOREWORD 
T h i s  f ina l  report de ta i l s  the design, fabrication and tes t ing of two 
one-dimensional Ge:Ga FIR detector array segments w i t h  multiplexed readouts. 
These demonstration subarrays and their  drive electronics control box were 
fabricated fo r  delivery to  the Ames Research Center of the National Aero- 
nautics and Space Administration under Contract NAS2-11927. 
T h i s  report is  submitted i n  accordance w i t h  the deliverable requirements 
of the subject contract. 
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1. INTRODUCTION AND SUMMARY 
Advanced space deployed astronomical observatories such as the SIRTF may 
include instrumentation for observations in the relatively unexplored and 
unexploi ted far infrared (FIR) spectral range beyond 30um. 
sensitivity requirements will call for high fill factor mosaic focal planes 
(detector assemblies) in these instruments. For state-of-the-art sensitivity 
these will operate at very low temperatures, cooled by a liquid helium reser- 
voir within 2 or 3 degrees of absolute zero in some cases. 
detector outputs must be performed on the focal plane by electronics operating 
at these same cryogenic temperatures, and low power dissipation is therefore 
crucial for system feasibility. To explore issues pertinent to FIR focal plane 
designs of this type, two one-dimensional Ge:Ga detector mosaic segments with 
multiplexed readouts were designed, assembled and tested for delivery to NASA 
(Ames Research Center), together with the necessary drive electronics. While 
not an unqualified success, several important principles were demonstrated, 
design approaches validated and practical lessons learned. 
Resolution and 
Multiplexing of 
One array, designated 01, is installed in a housing designed to handle up 
to a 7x7 element mosaic, and with the capability for uniaxially stressing the 
detectors up to 90,000 PSI to extend the long wavelength response cutoff from 
1 2 0 m  towards 200vm [Ref. 11. The housing and subarray design was based on a 
concept developed under a prior study [Ref. 21. 
design uti1 izing the photocurrent integration-and-reset type of sampling, with 
source follower readout to an off-focal-plane gain and correlated-double-sampling 
and hol d circuit . 
This recommended a multiplexer 
It had been Aerojet's initial intention to demonstrate this concept using, 
This for convience, one row of a existing area array (16x32) multiplexer chip. 
die was originally designed for use with high density 0.005 in (127vm) pitch 
doped silicon LWIR mosaics with a n  indium "bump" interconnect at each pixel. 
The indium bumps would be replaced by discrete 0.0007 in (-18um) wire bonds 
for the purposes of making contact to the linear array of much larger 0.040 inch 
( -  1 mn) Ge:Ga devices, unused rows and columns being grounded. Implementing 
this contacting scheme proved to be destructive to the multiplexer chips, and 
the 01 array was therefore delivered with a breadboarded multiplexer made up 
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of discrete  MOSFET chips. 
Though adequate to  demonstrate the underlying principles,  this arrangement 
was less  t h a n  optimum i n  several aspects, including the fac t  t h a t  the rest r ic ted 
space available for hybrid c i r cu i t  packaging mandated fewer act ive channels than 
were originally hoped for. 
the c i r c u i t  capacitances, 
ients and induced dc of fse t s .  
cern fo r  devices such as Ge:Ga which cannot sustain large dc bias f i e lds .  
Furthermore, the use of discrete  devices increased 
decreasing sens i t iv i ty  and increasing switching trans- 
The voltage s t a b i l i t y  issue is of  par t icular  con- 
The channel-to-channel dc variations which r e s t r i c t  ga ins  and sens i t iv i ty  
of the external signal processing c i r cu i t ry  are  also adversely affected by the 
use of discrete components which, despite careful selection, may exhibit  s i g n i -  
f ican t  variations i n  operating character is t ics  (e.g. transconductance and 
threshold) compared w i t h  the devices on a typical single IC. The problem was 
exacerbated by the unusually poor performance of the M104 MOSFET switches which 
tended t o  be unstable and t o  require ra ther  large operating voltages a t  temp- 
atures l e s s  than  3.5 Kelvins ( K ) .  These commercially available parts a re  of 
course, designed for operation a t  ambient temperatures i n  the v ic in i ty  of 300K, 
and though good performance was previously obtained f o r  devices of this type 
(Ref. 3) considerable v a r i a t i o n  of cryo-temperature performance from l o t  t o  
l o t  i s  not unexpected. 
In an e f for t  t o  ameliorate some of these d i f f i c u l t i e s  a second subarray 
segment (02) was constructed u t i l i z i n g  an ensemble of discrete  multiplexer 
" u n i t  c e l l s "  available as test-die on the o r i g i n a l  area-array multiplexer 
wafers. Though the dc uniformity problem was not completely resolved, 
chips d i d  provide much reduced feedthrough capacitances and allow for  trans- 
ient /offset  cancellation, as well as providing excellent performance s t a b i l i t y  
a t  the extreme cryogenic temperatures of i n t e re s t  and a t  which they were speci- 
f i c a l l y  designed to  operate. 
these 
Despite the d i f f i c u l t i e s  encountered, and i n  some cases perhaps because 
F i r s t ly ,  independent of any 
of them, we have been able t o  draw a number of valuable practical  conclusions 
re la t ing t o  manufacture of arrays of this type. 
packaging issues, there i s  no substitute for the use of a single custom IC 
multiplexer t o  achieve the dc uniformity mandatory for  optimized operation 
2 
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w i t h  these low-bias detectors. 
prove fa1  se economy. 
In the  long r u n  "cheap" al ternat ives  will 
On a more positive note, two concepts which were t o  be evaluated as p a r t  
of this demonstration have proven extremely successful. The use of a bevelled 
( i  .e. non-recti1 inear) detector geometry d i d  indeed s ignif icant ly  enhance the 
optical efficiency so t ha t  an otherwise unacceptably small volume device i n  
f a c t  provided excellent performance. The concept of "burst" readout, whereby 
the multiplexer i s  active fo r  only a small fraction of the to ta l  frame time 
t o  conserve on focal plane power dissipation, was a l so  successfully validated. 
Finally, the apparent performance of the arrays was so good as t o  exceed 
theoretical  expectations. Array performance was expected to  be f a i r l y  good, 
b u t  the measured responsivity values ranging up t o  several hundred amperes per 
w a t t ,  though desirable, are hardly to  be credited. 
w i t h i n  the constraints o f  this contract t o  adequately check the measurement 
appa ra tus ,  b u t  we strongly suspect t h a t  the discrepancy stems from assumptions 
of geometric optics and conventional "l ine of s i g h t "  baffling which may not be 
re l iab le  a t  these FIR wavelengths. 
I t  has not been possible 
3 
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2. PHYSICAL DESCRIPTION 
The original 2-dimensional stressed Ge:Ga array assembly concept (Ref 2 )  
i s  i l lustrated i n  Figure 2.1. 
d i f f e r s  from this i l l u s t r a t ion  i n  t h a t  only one l inear  detector subarray and 
electronics board was instal led and the connector "mother" board was there- 
fore a l so  omitted. The subarray was connected d i r ec t ly  t o  the external 
c i r cu i t ry  by way of two (nine wire) collated tape cables. 
module, w i t h  a dummy mosaic array instal led is  shown i n  Figure 2.2. 
The 01  demonstration u n i t ,  as shipped, 
The assembled 
The l inear subarray segment fabrication is i l l u s t r a t ed  i n  Figure 2.3. 
The Ge:Ga detectors, were formed by cutt ing and p o l i s h i n g  a bevelled bar 
from a previously boron implanted and metallized Ge:Ga wafer. 
detector elements were delineated by sawing and etching a f t e r  ind ium 
soldering t o  the short "common bias" board. 
E i g h t  i n d i d u a l  
The detectors have .040 x .040 inch ( l m m  square) incident faces and are 
separated by ,005 inch (12 pm) gaps. 
face opposite the incident face,  have an 18" t i l t  or  bevel. 
gives the detectors an effect ive optical length much longer t h a n  the actual 
length of .080 inches (2m) (.093 inches on the longer s ide)  by generating 
multiple total internal reflections.  Testing t o  determine the effectiveness 
of this bevel is  described i n  Appendix B. 
The back ends of the detectors,  the 
The bevel 
The subarray mates t o  the readout c i r cu i t ry  by pressure contact between 
the detectors and ind ium pads which a re  deposited over the t h i n  film T i / A u  
traces on the sapphire electronics c i r c u i t  board. Epoxied t o  the back side 
o f  the c i rcu i t  board i s  a temperature monitor consisting of a 2 Kohm carbon 
r e s i s to r  t h a t  has been calibrated down t o  2.4 Kelvin. (Calibration data 
i s  provided i n  Appendix C. )  The c i r c u i t  board is  0.005 inch thick,  and if 
stacked t o  form a mosaic array,  w i t h  the back s ide of each board serving 
as  common bias  for the segment below, this arrangement would provide a 
2 dimensional mosaic o f  0.040 inch (lmm) pixels on 0.045 inch (1.125mm) 
centers,  or 79% f i l l  factor .  
The 01 electronics board layout i s  sketched i n  Figure 2.4 showing the 
location and interconnection of the four (4 )  channels of MOSFET amplifier 
4 
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Figure 2.3 Detector Subarray Segment 
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FIGURE 2-4 
C i r c u i t  Board Layout and Wiring 
Mule 01 
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and enable/reset switches which could be accommodated. 
mounted on ceramic subcarriers t o  which they were wirebonded for screening 
and cryo-testing. After selection these subassemblies were transferred 
in t ac t  t o  the f inal  assembly t o  f a c i l i t a t e  wire bonding and t o  minimize 
potential for damage t o  the MOSFET die. Connection t o  the comnon b i a s  
board i s  made v ia  a soldered wire. 
The MOSFET die  were 
As described i n  Section 1 above, the 01 module arrangement was fa r  
from optimum i n  many respects. 
principles of i n t e re s t  a second (02) module was fabricated consisting of an 
array of Ge:Ga detectors w i t h  2 electronics channels based on a multiplexer 
" u n i t  c e l l "  integrated c i rcu i t .  The IC dies  provided lower capacitance and 
bet ter  switch performance than the discrete MOSFET chip arrangement of 
module 01. The 02 breadboard assembly, sketched i n  Figure 2.5, allows 
easy access t o  the separate c i r cu i t  board whose layout is  shown i n  Figure 
2.6. In the 02 module which was configured only for electronic demonstration 
and was n o t  intended t o  represent a mosaic b u i l d i n g  block segment, the 
detector and electronic boards were made of 0.015 inch thick sapphire for 
ease of handling. As i n  the 01 module, a calibrated temperature sensor was 
In order t o  bet ter  demonstrate some of the 
---..-.-I,-I --..-&--I 1 ,  *L:- ---- La L L -  LA..-:-- 
pi u v  iucu, iiiuuiiccu III C I I I S  baa= cu ciic iiuuaiiiy. 
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Figure 2.5 Module 02 
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FIGURE 2.6 
Electronic Board Layout and Wiring 
Module 02 
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3.0 ELECTRICAL DESCRIPTION 
The u n i t  ce l l  of the simple current integration-and-reset sampling 
c i r cu i t  implemented w i t h  d iscrete  P-channel MOS t rans is tors  i s  shown i n  
Figure 3.1. Photocurrent flowing i n  the detector through the application 
of the comnon bias voltage i s  integrated on a node capacitance consisting 
of the i n p u t  capacitance of the output source follower MOSFET, the rese t  
switch and any c i r cu i t  parasit ics.  
A t  the end of the integration interval (frame time) the enable voltage 
i s  taken negative, t u r n i n g  on the output FET which i s  connected externally 
as a source follower. 
reset  t o  t h e  reference voltage, by momentarily act ivat ing the reset  switch, 
and the output i s  remeasured. The change i n  source follower output (before 
and a f t e r  reset)  represents the integrated photocurrent on the node 
capacitance. 
After sensing this output voltage, the node is  
When readout i s  completed the channel is  d i sab led  and photocurrent 
For economy of interconnect, a l l  
integration proceeds anew. 
multiplexed s e t  i s  enabled f o r  readout. 
source-followers of a multiplexed s e t  share a common source output l i ne  and 
(off focal plane) source r e s i s to r  and supply. 
Simultaneously the next channel i n  the 
Readout requires only a few microseconds per channel and f o r  slow 
sampling rates where readout of a l l  channels can be accomplished i n  a 
small fraction of the to ta l  frame ( integrat ion)  interval (i  .e. , burs t  
readout) a71 channels may be disabled f o r  much o f  t ha t  time t o  conserve 
thermal power dissipation. To minimize t rans ien ts  and s e t t l i n g  times 
a pseudo channei may be activated off the focal plane t tr  iiiatfitafn the 
c i r c u i t  i n  the "on" condition. The c i r c u i t s  shown for modules 01 and 02 
i n  Figure 3.1 are  functionally almost the same. However, the monolithic 
02 chip offers a common substrate connection, whereas i n  01 the substrates 
o f  the switch die  are  floated while those of the output MOSFETs a re  t ied t o  
the source . Module 02 also provides a "Reset-Not" i n p u t  a t  each node 
into which signals may be injected t o  cancel the t ransients  induced by 
12 
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V-RESET 
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Figure 3.1 Schematic 
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capacitive feedthrough of reset  switching voltages in to  the node. For the 
Ge:Ga devices which can sustain only small bias voltages ( 100 mv) w i t h o u t  
breakdown this  (or some other) means of suppressing unwanted voltage 
excursions a t  the node i s  rather important .  
Electronic func t iona l  assignments a t  the terminals of the electronic  
boards,  w i t h i n  the cryogenic assembly, are  indicated i n  Figures 2-4 and 
2-6 above. Tape cables are  connected t o  these f o r  interconnection t o  ambient 
temperature sampling and control c i rcu i t ry .  The tape cables are terminated 
by 10-pin connectors (hollow-pin sockets) manufactured by I l l  Cannon 
t o  AESC specification AE-24114/02. 
factured t o  AESC specification AE-24114/03. ) P i n  assignments fo r  the four  
operating channels of module 01 and the two channels of module 02 are 
designated in Figures 3.2 and 3.3. 
orientation. For module 01 the b i a s ,  rese t  reference, and d r a i n  interconnects 
are common t o  a l l  channels. 
more experimental f l ex ib i l i t y .  
(Mating connectors (pins)  are  manu- 
Guide pins provide unambiguous 
For module 02 only b ias  is  common t o  permit 
The external ambient temperature e lectronics  which provide the d i g i t a l  
drive waveforms and analog correlated-double-sampl i n g  signal processing 
are  detailed i n  Appendix D. The system i s  sumarised i n  Figure 3.4. 
14 
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Figure 3.2 Cable Pin Out - Module 01 
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Figure 3.3 Cable Pin Out - Module 02 
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Figure 3 . 4  Block Diagram o f  Electronic System 
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4. MODULE EVALUATION 
The modules were evaluated a t  4.2K and lower temperatures t o  confirm 
operabili ty and t o  es tabl ish certain important performance character is t ics  
such as integration capacitance, responsivi t y  and noise. 
4.1 Test Set UP 
The detector modules were evaluated i n  a l i q u i d  hel ium cooled dewar 
vessel. To provide the low background photon f l u x  levels  required a t  FIR 
wavelengths t o  simulate cooled space-telescope operating conditions, the 
detectors were instal led i n  a f u l l y  enclosed l i q u i d  helium cooled cavity. 
(Figure 4.1) 
FIR signal fluxes were generated by a simple low-temperature conical 
cavity which was assumed t o  be an approximately black radiator.  The cavity 
assembly contained a heater r e s i s to r ,  and a carbon r e s i s to r  temperature 
monitor which had been calibrated (Figure 4.2) t o  2.4 Kelvins by comparison 
w i t h  a conventional diode. Thermal isolat ion of the source from the rest of 
the cold enclosure was achieved by mounting i t  a t  the end o f  a 080 brass 
screw. The effective radiating blackbody area was defined by a l i m i t i n g  
aperture plate which was well heat s u n k  t o  the cooled enclosure. 
between the source and the detectors was b a f f l e d  by a series of plates  coated 
on both sides w i t h  Ebinol-C. Additional temperature sensor r e s i s to r s  confirmed 
tha t  the cavity walls and baffles were maintained a t  approximately the same 
temperature as the detector assembly and should therefore have contributed 
negligibly t o  the photon f l u x  when the source was "on" a t  temperatures i n  
the 10 t o  15 Kelvins range. 
The space 
The detector array modules were mounted d i r ec t ly  t o  the cavi ty  w i t h  
minimum intervening thermal impedance and w i t h  no independent  thermal control 
The operating temperature o f  enclosure and t e s t  module were established and 
controlled together by pumping over the helium reservoir t o  vary the pressure 
a t  which the reservoir was maintained. The system is  shown i n  Figure 4.3. 
The actual operating temperature of the subarray segments was independently 
measured by sensors permanently instal led i n  the assemblies, cal ibrat ions f o r  
which a re  provided i n  Appendix C. 
18 
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4.2 Operatinq Modes and Limitations 
The operating channels of both modules functioned as  integration sampled/ 
mu1 tiplexed photoconductor readouts qua l i ta t ive ly  as  required. 
modules, and the t e s t  configuration selected,  each exh ib i t ed  features which 
res t r ic ted  their  operation i n  ways which could not be corrected 
w i t h i n  the scope of this project,  t h o u g h  cer ta inly eas i ly  remedied by 
appropriate engineering i n  the future.  
However both 
4.2.1 Module 01 
Though the module-01 hous ing  was d i r ec t ly  s u n k  t o  the test cavity,  
insufficient heat s i n k i n g  of the electronics board on which the detectors were 
mounted prevented control a t  the low operating temperatures preferred. 
Additionally the P-channel M104 MOSFETs used as  switches d i d  not function well 
below 4.2 Kelvins ( K ) .  
whereas a t  close t o  3K they required -12V and were unacceptably noisy. 
lKfps, low duty-cycle "burst" readout was e f fec t ive  both i n  reducing heat load, 
as reflected i n  a detector temperature drop from 3.7K t o  3.2K f o r  the same 
3.1K thermal s i n k  temperature, and a1 so i n  preserving si gnal response 1 eve1 s. 
However the system noise increased dras t ica l ly ,  and the o u t p u t  level i m -  
mediately following activation of the ENABLE switch was observed t o  be 
unstable. Increasing switch supply voltages d i d  n o t  improve matters and 
burst mode d a t a  reported i n  following sections was therefore recorded w i t h  
the helium reservoir unpumped and the module housing cooled t o  approximately 
4.2K only. 
A t  4.2K the RESET FETs were f u l l y  conducting a t  - l O V  
A t  
To maintain the required o u t p u t  c i r c u i t  ga in  (and sens i t i v i ty )  
without driving i t  i n t o  saturation, i t  was necessary t o  use the variable 
reset  ( i n p u t  dc) voltage capabili ty t o  compensate for the non uniformity of 
gate-to-source character is t ics  (e.g. threshold voltage) of the various 
channels. Thus the net bias across the detectors was necessarily highly non 
uniform and could be optimized only for one channel a t  a time dur ing  data 
acquisition (see Appendix C) .  
actual voltage drop  across the detectors - was a l so  substant ia l ly  d i f fe ren t  
from the common applied voltage, not only because of the non-zero reference 
voltage, but a l so  because of switching transients which capacit ively couple 
i n t o  the node. 
Furthermore note t h a t  the net bias  - the 
22 
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4.2.2 Module 02 
The temperature of the second module, w i t h  be t te r  heat s i n k i n g  
t o  the housing, was more readily controlled. 
temperature differences were observed between the heat sink/enclosure and the 
module i n  e i t he r  burst or  continuous operating mode, and the difference 
between the two modes was also negligible. For Module 02 the integrated 
multiplexer u n i t  c e l l s ,  which were designed and processed specif ical ly  
f o r  cryogenic applications, provided excellent switch performance a t  the 
lowest temperatures achieved, though  the variation of operating p o i n t  from 
unit-cell chip t o  unit-cell chip again precluded evaluation of more t h a n  
one channel a t  a time. Because of the smaller switches and RESET com- 
pensation i n p u t ,  average dc node offset  was considerably l e s s  for Module 
02 t h a n  for 01. 
No measurable (< 0.2K) 
4.3 Inteqration and Detector Capacitance 
In order t o  calculate detector responsivity (A/W ) from observed response 
voltages a t  the multiplexed outputs i t  i s  necessary t o  es tab l i sh  the g a i n  and 
integration capacitances of the readout system. 
s igna l  voltages a t  various accessible p o i n t s  and recording the system o u t p u t  
for d i f fe ren t  frequencies, the capacitance values of i n t e re s t  could be measured 
by us ing  the capacitive divider effect .  A known 2.2 pf  capacitor was 
permanently added t o  one channel ( t h e  lowest performing ) of each module for 
this purpose as shown i n  Figure 4.4. 
By inser t ing sinusoidal 
4.3.1 Input Capacitance Measurement 
Inserting a s i g n a l  a t  the reset  reference voltage i n p u t  w i t h  the 
rese t  switches i n  a conducting s t a t e  (Figure 4.4a) provides a d i r e c t  
measurement o f  the gain go of the o u t p u t  source follower. T h i s  measurement 
can be and was performed on each channel, and i s  n o t  dependent on the added 
i n p u t  capacitance. To determine total  nodal integration capacitance 
(CT = CIN + 2.2 p f )  fo r  the t e s t  channels the reset  switches were turned 
o f f ,  the s igna l  was inserted a t  the added capacitor, and the ga in  ga 
remeasured for this configuration, shown i n  Figure 4.4b. The to ta l  node 
capacitance CT is  readily calculated from : 
23 
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(a) SOURCE FOLLOWER GAIN 
*-* PF 1- BIAS GROUNDED 
OPEN 
(b) NODE CAPACITANCE 
VEF GROUNDED 
b 
V t t  
2-2pF I BIAS GROUNDED 
EEE f 25K 
vts  
Figure 4.4 GAIN MEASUREMENT SETUP FOR SYSTEM CAPACITANCE 
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ga = go C I N  
= go 2.2 pf / cT  
t h a t  a l l  channels on a module were suf f ic ien t ly  identical  h a t  
the i n p u t  capacitance of the remaining channels could be reasonably estimated 
by extrapolating from the measured value CT of the t e s t  channel. The r e su l t s  
are  summarized i n  Table 4-1 below. 
I ,  was assumec 
TABLE 4.1 OPERATING CONDITIONS AND CHARACTERISTICS SUMMARY 
Operating Temperature 
Range Achieved 
Recommended Initial 
Detector Bias 
Background (Zilch) During 
Tests (100 pm equivalent) 
From: STATIC DATA 
DYNAMIC DATA 
Source Follower Gain 
Capacitance 
Total Input Ch 3 
Ch 4 
Ch 5 
Ch 6 
Detector Ch 5 
Reret FET Ch 5 
01 -
4.2 
- 2 . 5  
7 x 108 
- 
0 . 8 3  
5 .53  
3 .33  
3 .33  
3.33 
- 
- 
MODULE 
02 - 
2.0 to 3.0 
+.30  to +.35  
- 
5 107 
0.84  
- 
- 
4.74 
2.14 
.536 
.42 
UNITS 
K 
Volts 
ph. sec 
ph. sec - ~ c u I - ~  
- 
Pf 
Pf 
Pf 
'Pf 
Pf 
Pf 
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4.3.2 C i  rci  t -E-lment Capacitances 
For Module 0 2  additional measurements were performed f o r  the t e s t  
channel ( # 5 )  to es tabl ish values f o r  key elements of the c i r cu i t  which 
contribute t o  the overall t o t a l .  Measuring 
inserted a t  the detector-bias terminal, f o r  example, provides a measure- 
ment of the detector capacitance. 
already known, cd can be calculated from 
system gain gd f o r  signals 
When the total  node capacitance i s  
Similarly,  signals can be inserted a t  the reference supply and a t  the re- 
s e t  control,  w i t h  the reset  switches o f f ,  t o  es tabl ish the effect ive ca- 
paci tance contributions of the rese t  switch network. 
The i n p u t  capacitance of the other channel (#6) of module 02  was 
estimated i n  three ways: 
0 
0 By measurement assuming identical  reset  switch capacitance 
0 
By subtracting 2.2 pf  from the channel # 5  value (2.54 p f )  
(2.35 p f )  
By measurement assuming identical  detector capacitance 
(2.14 p f )  
O f  these,  the l a s t  was considered the more dependable and the value 2.14 pf 
was accordingly used f o r  subsequent calculations.  
4.4 Responsivitv 
Responsivi t y  of the detectors was measured t o  ver i fy  device performance, 
and t o  establish dynamic range and bias and sample r a t e  dependence. 
4.4.1 Bias Dependence 
The steady s t a t e  current responsivity of the detectors was d i rec t ly  
evaluated by measuring the current flowing i n  the rese t  c i r c u i t s  w i t h  the 
26 
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switches i n  the conducting s ta te ,  ut i l iz ing the f a c t  t h a t  the rese t  c i r c u i t  
provides the current return fo r  the detector b i a s  supply. Indirect  evaluation 
u t i l i z i n g  the integration-sampling electronics was a l so  performed f o r  
comparison and validation of operability. 
Bias dependence as determined by d i rec t  measurement is  shown i n  
The voltage response fol lowing Figure 4.5 f o r  two channels of Module 01. 
integration sampling a t  100 sps as measured a t  the source follower output o f  
channel 4 is  shown i n  Figure 4.6. The d a t a  for this representative channel 
c lear ly  i l l u s t r a t e s  the of fse t  between the applied and actual b i a s  voltage 
(about 0.5V i n  this case) and  the marked asymetry i n  net bias po lar i ty  
dependence. 
which are  capacitively coupled in to  the integration node. 
transients is  clear ly  an imperative for devices such as these operating a t  low 
b i a s  levels.  
B o t h  of these e f f ec t s  are generated by the switching t ransients  
Minimizing such 
4.4.2 Inteqration Time and Dynamic Range 
Response measured as a function o f  integration interval (e.9. see 
Figure 4.7) exhibits the expected l inear dependence f o r  short  times or  low 
s igna l  f l u x .  
respect t o  the 200 mV net operating bias across the detectors,  the response 
tends t o  saturate and dynamic range i s  limited due to  progressive debiasing 
d u r i n g  sample integration. 
However, as  the sample amplitude becomes s ignif icant  w i t h  
4.4.3 Responsivity Computations 
In order t o  compute the responsivity of the detector channels 
i t  was necessary t o  estimate the FIR f l u x  incident on the detectors from the 
low temperature blackbody sources w i t h i n  the test  dewar. I t  was assumed for 
simplicity tha t  the system was suff ic ient ly  well baffled tha t  the principles 
of geometric optics would apply and t h a t  the response current I(T) measured 
for a blackbody of temperature T would then be of the form: 
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where 
I ( T )  = Ad ($)2 R(T)  W(T) 
Ad = detector p i xe l  area 
r = d e f i n i n g  aperture rad ius o f  the blackbody 
D = source t o  detector separation 
R(T) = responsiv i ty  (amps/watt) o f  the detector  t o  the 
W(T) = t o t a l  power emission dens i t y  (W/cm*) f o r  a blackbody 
I ( T )  may be measured d i r e c t l y  ( s t a t i c  mode) through the reference supply or, 
i n  the l i n e a r  i n t e g r a t i o n  range, may be deduced from the (dynamic mode) 
i n teg ra ted  response sample amplitude AV(T) through the equation 
Here C = i npu t  i n teg ra t i on  capacitance 
and 90 = system gain. 
blackbody o f  spectrum temperature T 
o f  temperature T. 
I ( T )  2 Cfs AV(T)/go. 
f s = sampl i ng frequency 
The responsiv i  ty  form R(T), dependent on source temperature, 
i s  n o t  p a r t i c u l a r l y  convenient. More useful  i s  the c a l c u l a t i o n  o f  respon- 
s i v i t y  R ( A o )  f o r  power a t  a s p e c i f i c  wavelength the h - usua l l y  i n  the v i c i n i t y  
o f  the peak response wavelength. If knowledge o r  estimate o f  the r e l a t i v e  
spect ra l  response o f  the detector  i s  ava i l ab le  t h i s  can be deduced from the 
broadband data using 
0 
o r  
It i s  sometimes convenient t o  view the q u a n t i t y  
as being an equivalent i r rad iance power a t  wavelength ho which would evoke a 
s ignal  equal t o  t h a t  of the broad-band blackbody o f  temperature T. 
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Since f a c i l i t i e s  for measurement of r e l a - ,  de spectral response 
were n o t  available, estimates were made of R(ho) based on the spectral 
response for Ge:Ga published by Lawrence Berkeley i n  their report LBL 8504. 
Values for the re la t ive  spectral response, normalized toAo= 100 m, and 
the blackbody spectra for T = 12K and T = 15K are summarized i n  Table 4-11. 
TABLE 4-11 Source Irradiance Evaluation 
gavelength 
X(um) 
50 
55 
60 
65 
70 
75 
80 
85 
90 
95 
100 
105 
110 
115 
120 
0.528 
0.587 
0.638 
0.702 
0.766 
0.843 
0.898 
0.953 
1.000 
1.030 
1.000 
0.919 
0.770 
0.596 
0.000 
Blackbody Emission 
(~/cm2 - um) 
12OK 
4.61 -15 
2.53 -14 
1.01 -13 
3.14 -13 
8.11 -13 
1.80 -12 
3.54 -12 
6.31 -12 
1.04 -11 
1.60 -11 
2.32 -11 
3.22 -11 
4.29 -11 
5.52 -11 - 
150k 
5.58 -13 
1.98 -12 
5.49 -12 
1.26 -11 
2.49 -11 
4.40 -11 
7.09 -11 
1.06 - 10 
1.49 -10 
1.99 -10 
2.55 -10 
3.16 -10 
3.79 -10 
4.44 -10 - 
Numerical integration based on Table 4-11, f o r  a blackbody radius 
r = 0.05 i n c h  w i t h  separation D = 1.4 inch, yields  
and 
These correspond to  equivalent photon fluxes of approximately 5 x 108 
and 5.4 x 109 p /cmhec .  respectively a t  100 pm. 
based upon these estimates of i r rad ian t  in tens i ty  a re  summarized i n  
Table 4-111. 
~ ( 1 0 0  w, IZK)=I x 10-12 W/cm* 
H(100 w, 15K)zl.l x 10-11 W/cm2 
Responsivity calculations 
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01 
3 4 5 6 
TABLE 4-111 Peak Responsivity Estimates (A/W at 100 pm) 
02 
5 6 
Module No. 
Channel No. 
BIAS* 
VOLTS 
0.25 
0.30 
0.35 
0.25 
0.30 
0.35 
: 0.25 
0.30 
10.35 
I 
Temp. 
OK 
3.5 
3.0 
2.6 
Temp. 
OK 
3.5 
3.0 
2.6 
BIAS 
VOLTS 
0.25 
0.25 
0.30 
0.25 
0.30 
0.35 
- 100 urn Static Responsivity ( A / K I  
159 165 218 202 
102 105 147 149 
165 182 223 226 
100 um Dynamic Responsivity ( A d  
149 218 158 186 - 326 224 294 - 438 - 468 
128 105 
221 185 
3 90 240 
264 . 173 
388 290 
522 - 
2 04 134 
300 212 
403 - 
Estimated Net Effective Value. * 
These values are  c lear ly  much larger than would be expected from 
previous experience. 
(ga in  x quantum efficiency products) ranging from 1.5 t o  more than 5. 
the detectors were fabricated from good qual i ty  material ,  and the end bevel 
would undoubtedly contribute t o  good quantum efficiency, values of the 
quantum yield this large are  not t o  be credited. Inasmuch as  the responses 
t o  the blackbody a t  12K and 15K (e.g. Figure 4.7 ) indeed differed by 
approximately an order of magnitude as predicted we have assumed tha t  the 
spectral  power emission computations are probably reasonably accurate and 
t h a t  the probable source of e r ror  l i es  i n  the assumptions of geometric optics 
and baffling efficiency embodied i n  the (r/D)2 term. 
They correspond t o  photoconductive quantum yields  
Though 
The responsivity 
\ 
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estimates of Table 4-111 could i n  f ac t  be h i g h  by an order of magnitude 
or more i f  the baffled space between source and detectors acted more as 
an integrating cavity. 
4.5 Backqround Estimates 
Measurement of dc current or  sample amplitude w i t h  the sources un- 
powered combined w i t h  responsivi t y  data provided the estimates of the 
(100 pm equivalent) background photon f l u x  i n  the dewar which were listed 
i n  table  4-1. 
h i g h ,  these background fluxes will a l so  be h i g h .  
thermal generation current,  indistinguishable from background probably 
accounts fo r  the difference between the estimate for Module-01 a t  3.5K and 
the lower value for -02 a t  2.6K. 
Inasmuch as  the responsivity values a re  almost cer ta inly 
The con t r ibu t ion  from the 
4.6 Burst Readout 
Burst readout was demonstrated for b o t h  01 and 02 modules u t i l i z ing  the 
ambient temperature "pseudo-channel" t o  m a i n t a i n  signal processing systems 
voltage levels while the on-focal-plane cold electronic  channels were turned 
off t o  conserve power. 
readout was n o t  possible because of the temperature variation between the two 
modes. 
readout modes were i n  agreement w i t h i n  10%. Detailed discussion of the burst 
readout set-up and operation i s  provided i n  Appendix C. 
For the 01 module d i r ec t  comparison w i t h  continuous 
For the 02 module signal levels  measured i n  continuous and  burst 
4.7 System Noise and NEP 
Except near detector breakdown, f o r  net bias levels  i n  excess of 0.3 
v o l t s  (3  V/CM), the dominant system noise source was the switched cryogenic 
readout source follower, and i t s  associated rese t  and enable switches. -Despite 
the large integration capaci tances, the correlated double sampl ing system i t -  
se l f  only contributed a wide band noise of the order of 100 electrons per 
sample including the readout source follower MOSFET w i t h  i t s  g a t e  grounded and 
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enabled continuously. Noise increased substant ia l ly  when the reset  and enable 
switches were activated fo r  integration sampling and multiplexing. 
spectra a t  the sampled and hold output were of the sin x/x form t o  be expected 
f o r  random boxcar waveforms, and indicating n e g l i g i b l e  sample-to-sample cor- 
relation i n  the noise. One-sigma noise amplitudes N S  RMS volts/sample were 
computed from the noise spectra from 
Noise 
where N o  ( v o l t / m )  i s  the amplitude of the noise spectrum and fs (Hz)  i s  the 
sampling frequency corresponding t o  the f i r s t  Sin x/x m i n i m u m .  
noise samples nS (electrons/sample) and noise currents in  (rms amps) a re  then 
derived from 
Equivalent i n p u t  
where C i n  i s  the integration capacitance and g i s  the system gain. Broadband 
NEP valves were computed from the noise current i n  and responsivity R(A ) i n  the 
usual way 
0 
NEP (A, )  = in/R(Ao) rms Watts 
The results of measurements on module 02 a re  summarized i n  Table 4-IV below. 
Note t h a t  any revision downward of responsivity estimates would be reflected 
i n  a corresponding upward revision of the NEP valves. 
TABLE 4-IV Sample Noise and NEP f o r  Module 02 a t  2.6K 
CHANNEL # BIAS SAMPLE RATE SAMPLE NOISE NEP $AO = 100) 
(VOLTS) f s  SPS ns rms el /s  10-1 rms WATTS I 
5 0.35 5 27 20 
500 3175 
6 0.30 5 749 
500 565 
II II 
I D  
0.35 
4.12 
0.17 
1.3 
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APPENDIX A 
NASA WITNESSED DATA 
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APPENDIX A ,  NASA WITNESSED DATA 
On 18 August 1986 NASA's technical representative M. McKelvey witnessed 
cer ta in  preliminary tes ts  of the 02 Module which was a t  t h a t  time the u n i t  
i n s t a l l e d  i n  the AESC t e s t  dewar. 
The resul ts  are summarized i n  the fol lowing pages. 
. 
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BEVELLED DETECTOR TESTS 
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APPENDIX B, BEVELLED DETECTOR TESTS 
If the back face (opposite the IR incident face)  of an otherwise rec t i -  
l inear  Ge:Ga detector i s  t i l t e d  ( i .e .  bevelled) a t  an angle greater than 14 
degrees, t o t a l  internal reflection will be assured f o r  near normally incident 
radiation. Such a design should therefore present a much longer effect ive 
optical  absorption length  than a detector of the same l e n g t h  cut normal t o  
the incident rays. 
t o  enhance the performance of 8-14 m Ge:Hg detectors which were used a t  t ha t  
time fo r  h i g h  background FLIR system applications. The investigation here 
was undertaken t o  validate the technique fo r  the Ge:Ga devices a t  the much 
longer FIR wavelengths. 
The technique was f i r s t  used by Aerojet i n  the 1960's 
The theoretical advantage of the bevelled design re la t ive  t o  a 100% 
transmitting back face,  i s  summarized fo r  normal incidence rays i n  Figure 
B-1. 
an 18 degree bevel, should be almost as e f fec t ive  f o r  off-axis radiation up 
t o  about f 14 degrees, accommodating an f / 2  incident cone. 
f o r  a conventional back face o f  internal r e f l ec t iv i ty  R (36% f o r  Germanium) 
the maximum effective length r a t io ,  i n  the limit of zero absorption, i s  
( 1 - R )  -1 or  about 1.5. The maximum benefit of such a bevel would be ob- 
served i n  the response of op t ica l ly  t h i n  devices where the absorption a t  
each pass was small. A t  the other extreme, f o r  devices long enough o r  
suf f ic ien t ly  heavily doped tha t  absorption is  near t o t a l  i n  a single pass, 
the bevel would have no benefit.  Ge:Ga devices of typical geometry and 
doping would f a l l  between these two extremes w i t h  the detectors being 
opt ical ly  t h i n n e r ,  and the benefit  o f  the bevel therefore most prounounced, 
a t  shorter wavelengths. 
Note t h a t  due t o  the h i g h  index of germanium the chosen design, w i t h  
Note a l so  t h a t  
To t e s t  the concept successive response measurements were made on a 
1 m x 1 mm incident area detector as  i t  was cut  down by stages from i t s  
original 1.8 cm length t o  0.24 cm. Following testing a t  0.24 cm l e n g t h  an 
18 degree bevel was lapped on the back end and the detector retested.  The 
Aerojet grown material was doped t o  2.3 x lO14(Ga) cm-3 and, the detector(s)  
was therefore representative, i n  t ha t  respect, of s t a t e  of the a r t  devices. 
B- 2 
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The response measurements were made a t  a moderately h i g h  background u s i n g  
a 500K blackbody source external t o  the Dewar, chopped a t  300K, and observed 
t h r o u g h  a 300K cryostat window and a spectral  f i l t e r  cooled t o  77K. 
wavelength measurements were made i n  the broad band bounded by the cut-on 
of a CaF2/polyethylene f i l t e r  (Figure B.2) a t  50 pm and the long wavelength 
response limit of the unstressed detectors themselves i n  the v ic in i ty  of 
125 m. 
Laboratories Inc. of Tucson, A Z )  was used as the window f o r  the FIR 
tes t ing  (Figure 8-2). 
(Figure B.3) was used i n  conjunction w i t h  a variety of moderately-narrow- 
bandpass interference f i l t e r s .  
and f i l t e r s  reproducibly i n  the dewar from t e s t  t o  test. 
FIR 
A "Hi  D" polyethylene window from the same manufacturer (Infrared 
For shorter wavelengths, below 30 pm, a KRS-5 window 
Care was taken t o  replace the detectors 
The resul ts  of  the measurements a t  long wavelengths, where the detector 
i s  i n i t i a l l y  optically thick,  are  summarized i n  Table B-I. The d a t a  suggest 
t h a t ,  by adding the bevel, the effect ive l eng th  of the 0.22 cm device was i n -  
creased by almost a factor  of 3 t o  the v ic in i ty  of 0.66 cm for  an equivalent 
unbevelled device. T h i s  corresponds t o  an e f fec t ive  l e n g t h  r a t i o  of between 
4 and 5 on Figure B . l ,  i n  modestly good agreement w i t h  the simple model. By 
adding  the bevel the response was increased by about 65% t o  more than 80% of 
t ha t  provided by the original unbevelled 1.8 cm l o n g  device. 
TABLE B-1 
FIR Wavelength Bevel Test Summary 
Ietector 
3ias (mv) 
30 
50 
70 
100 
150 
200 
250 
Signal (rms PA) f o r  Indicated Sample Length 
18.24 mm 6.6 mm 2.4 mm BEVEL 2.22 mm 
124 93.4 5- 
235 183 112 191 
37 5 312 182 304 
680 566 339 565 
1570 1340 819 1370 
3340 27 50 1640 2680 
6170 5110 3110 5000 
Bevel 
Approx. Effective 
Length (mn) 
8.5 
7.5 
6.0 
6.6 
6.8 
6.2 
6.3 
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Figure B.2 FIR Spectral Filters 
(a) 
(b)  
lmn Hi D Polyethylene at 300K 
lmm CaF2 with 2(3) poly one side and 4-8 wn 
Diamond other side, plus  1.4 IIDI Quartz with 
2(3) Poly and 4-8 Vrn Diamond; Polyethylene 
surfaces in contact at 4K. 
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Figure B.3 KRS-5 Window 
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A t  the shorter wavelengths, less  t h a n  50 m, we would expect the 
detector t o  be opt ical ly  t h i n  even for the 1.8 cm length. 
we would expect a much larger loss of signal a f t e r  shortening t o  2.4 mm, 
and an accordingly greater percentage increase a t t r ibu tab le  t o  the bevel. 
Data for various f i l t e r s  a t  200 mV bias are  summarized i n  Table B-I1 where 
the FIR d a t a  i s  also provided for comparison. 
Accordingly 
Wavelength 
(m) 
50 - 120 BB 
< 40 BB 
29.3 
17.2 
10.0 
6.0 
?, 
TABLE B-I1 
Effect of Bevel a t  Shorter Wavelengths 
Relative Signals for Indicated Sample 
18.2 mm 6.6 mm 2.4 mm Bevel 2.22 mm 
1 0.82 0.49 0.80 
1 0.72 0.35 0.65 
1 0.62 0.36 0.50 
1 0.77 0.37 0.72 
1 0.56 0.28 0.54 
1 0.53 0.31 0.48 
~~ 
Be ve 1 
Approx. Ef fec t i  ve 
Length (mm) 
6.5 
5.5 
4.3 
6.0 
6.3 
5.6 
In a qual i ta t ive sense the data support the expectations s e t  for th  
above, w i t h  the response attenuation being generally greatest  a t  the 
shorter wavelengths. 
i s  not as strong as might  have been expected a t  the shortest  wavelengths 
which may be due t o  inadequate long  wavelength blocking of the spectral 
f i  1 t e r s  (out-of-band reject ion) .  
bevelled detector was again i n  the vicinity of 6 mm. 
Quantitatively however the dependence on length 
However the effect ive length of the 
In summary the provision of a bevel on the rear  surface of Ge:Ga 
detector has been demonstrated t o  provide much improved performance a t  a l l  
wavelengths from 6 t o  120 w. 
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C.  1 Introduction 
The subar ray  segment modules contain hybrid MOS electronics w i t h  unpro- 
tected gates susceptible t o  damage through e l ec t ros t a t i c  discharge (ESD).  
T h i s  Appendix describes the recommended methods fo r  set t ing up and operating 
the system w i t h  particular emphasis on those techniques tha t  minimize the 
chance f o r  ESD damage. 
C.2 Unpackinq and Instal 1 i n q  the Modules 
The u n i t  i s  probably  most susceptible t o  ESD while being handled, p a r t i -  
cular ly  when shorting connectors a re  removed from the tape cables fo r  i n s t a l l -  
at ion i n  a dewar. 
C.2.1  Equipment Required: 
1. 
2.  
3. 
4. 
5. 
Ionizing blower i f  u n i t  i s  t o  be unplugged from shorting sockets. 
Anti-static pad ( t i ed  t o  the lab ground system). 
Snug f i t t i n g  shorting strap f o r  technician's wrist. 
Lead w i t h  a l l i ga to r  c l ip s  a t  both ends. 
A shorting device t o  t i e  a l l  of the system connections t o  a 
common ground i f  the array i s  t o  be installed i n  a system. 
C.2.2 Procedure f o r  Handlinq Module: 
1. 
2. 
3. 
4. 
5. 
6 .  
Flood work area w i t h  ionized a i r  (optional b u t  recommended). 
Place s h i p p i n g  box on an t i - s t a t i c  pad tha t  i s  e l ec t r i ca l ly  
tied t o  the lab ground. 
Ground yourself t o  the pad w i t h  the wrist s t rap.  
Open box and remove tie-down hardware. 
Remove s t a t i c  shielded package and place on an t i - s t a t i c  pad. 
Open package and immediately t i e  the shor t ing  cable l u g  t o  the 
an t i - s ta t ic  pad w i t h  the a l l i ga to r  lead. 
The array can now be removed from the package and handled by 
any person wearing a shorting s t r ap  t i ed  t o  the pad. 
7.  
X 2 . 3  If the U n i t  I s  To Be Installed In A System: 
Direct the  ionized a i r  flow over the area where the ins ta l la -  1. 
A2 -- Liuri  f s  ts t a k ~  p l a t ~ .  
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2. The system i s  t o  be t i e d  t o  lab ground. 
which will carry the module connections must have a l l  p i n s  
e l ec t r i ca l ly  t i e d  together by the use o f  a shorting p l u g  
(preferably t ied t o  system ground). If  the module w i r i n g  will 
come o u t  more t h a n  one connector, the s h o r t i n g  p l u g s  must be 
e l ec t r i ca l ly  tied t o  each other. T h i s  may be done by connecting 
each to  system ground. 
3. The shorting cable l u g  i s  t o  be tied t o  lab ground. 
ca l ly  in s t a l l  the a r r a y  i n  the system while the array is  s t i l l  
connected t o  the shorting sockets. 
4. W i t h  a l l  s t a t i c  precautions i n  e f f ec t ,  remove each plug from the 
s h o r t i n g  socket and inser t  i t  i n  the system socket. 
pose the unshorted plug any longer than absolutely necessary. 
Prior t o  cool down of the system, perform Step 1 of POWER UP AND 
POWER DOWN PROCEDURES. 
Any system connectors 
Mechani- 
Do n o t  ex- 
5. 
While r u n n i n g  the system, the exterior of the cryostat  and the technician 
handling the cabling should be shorted t o  chassis ground. 
Reverse the procedure fo r  disassembly and storage. 
c. 3 - Control Box Adjustment 
I t  is  recommended t h a t  control box voltages be checked and adjusted 
pr ior  t o  connection t o  the module. 
the control box c i r c u i t ,  f ront  panel and control functions. 
Refer t o  Appendix D for description of 
For Module 02 (Channels 5 and 6)  w i t h  single ce l l  electronics.  
1. VSUB - Connent a DVM t o  the VSUB BNC and t u r n  the VSUB 
ADJUST POT u n t i l  the output reads t8.00 vol t s .  
T h i s  ou tpu t  will be used fo r  the channel 6 sub- 
s t r a t e  voltage. Set up external power supply 
a l so  a t  +8.00 volts. T h i s  will be used fo r  the 
channel 5 substrate voltage. 
2. SIN - Connect a DVM t o  the SIN BNC (Source Supply) and 
c- 3 
Report 8481 
5. BIAS - 
6. S/H Width - 
7. Timing - 
t u r n  the VSS ADJUST POT until  the output reads 
+5.00 volts.  
Connect a DVM t o  the ENABLE 1 BNC. Turn  the 
ENABLE MODE #1 switch t o  ON. T u r n  the ENABLE 
HIGH POT until  the output reads 4.94 volts.  
T u r n  the ENABLE MODE H1 switch t o  OFF. T u r n  
the ENABLE LOW POT u n t i l  the output reads -8.00 
vol ts .  
Use an oscilloscope connected t o  the RS BNC. 
A d j u s t i n g  the RESET H I G H  and the RESET LOW POTS, 
s e t  the H I G H  voltage a t  0.0 v o l t s  and the LOW 
voltage a t  -8.00 volts.  
w i d t h  u s i n g  the RESET WIDTH POT t o  4 vsec. 
Connect a DVM t o  the VBIAS BNC. 
switch t o  the posit ive position and t u r n  the 
+ BIAS ADJUST POT u n t i l  the ouput reads +.390 volts.  
Connect the oscilloscope t o  TEST POINT 2 (TP 2 )  
and  use the S/H WIDTH POT t o  s e t  the pulse w i d t h  
a t  2 usec. 
Set up  as i n  photograph on following page. Figure C . l  
Adjust the reset  pulse 
T u r n  the BIAS 
c- 4 
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For Module 01 (Channels 2 and 4) w i t h  d iscrete  dev 
as  Module 02 w i t h  the following corrections: 
1. VSUB - There a re  no VSUB connections 
2. SIN - The source supply voltage is :  
3. EN - The enable voltages are:  
ON - -10.0 vol ts  
OFF - + 4.94 vol ts  
4. RS - The rese t  voltages are: 
HIGH - 0.0 vol ts  
LOW - -10.0 vol ts  
ce electronics.  Same 
+8.00 volts.  
5. BIAS - Turn  the BIAS switch t o  the negative position 
and t u r n  the - BIAS ADJUST t o  get -.250 volts  
a t  the VBIAS BNC. 
C.4 Power Up and Power Down Procedures and Precautions 
C.4.1 Substrate Connection Test - Module 02 
After instal la t ion of the module and before cooling the dewar, t es t  con- 
W i t h  the dewar and yourself t i n u i t y  of the substrate connections as follows. 
shorted t o  lab ground, individually short  each o f  the module connections on 
the ex ter ior  o f  the dewar t o  dewar ground. 
adapter box t o  convert a 27 p i n  Deutsch connector t o  27 BNC connectors. 
shorting caps make the necessary connection t o  dewar ground. 
In our lab,  t h i s  i s  done w i t h  an 
BNC 
W i t h  a curve t racer  (a Tektronix 576 i s  used i n  our lab) ,  having i t s  
ground system connected t o  dewar ground and i t s  controls set a s  follows: 
Vertical Scale - 5 pA/div. 
Horizontal Scale - 200 mV/div. 
Polar i ty  - AC 
Max. Peak Voltage - 15 Volts 
Series Resistor - 3 KR 
Function Setting - EMITTER GROUNDED/BASE TERMINAL OPEN 
Variable Collector Supply - ZERO 
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Connect the curve t racer  ground ( E  i n p u t )  t o  dewar ground and connect the 
supply voltage i n p u t  ( C  i n p u t )  t o  one of the substrate connections, VSUB. T u r n  
up the Collector Supply u n t i l  a diode curve i s  evident. 
approximately 0.6 volts. If a diode curve 
i s  not evident on both channels, do not  proceed t o  apply power to  the system 
until  the problem i s  corrected. 
Note: 
T u r n  on should be a t  
Repeat fo r  the second substrate.  
the diode curve can only be seen a t  room temperature. 
1. 
2. 
3. 
4. 
5. 
1. 
C.4.2 
Before connecting the t e s t  dewar t o  the t e s t  system, follow the CONTROL 
BOX ADJUSTMENT PROCEDURE ( th i s  section) t o  be sure the module i s  not 
exposed to  damaging voltages. Refer t o  Figure C.2 fo r  typical equip-  
ment setup. 
Turn  off  a l l  power supplies. 
Short dewar t o  t e s t  console ground. 
W i t h  a shorting s t r a p  on, connect the dewar t o  the t e s t  system. Refer 
t o  SIRTF UNIT CELL CONTROL BOX, Figure D - 1 ,  and cable p i n  outs Figures 
3-2 and 3-3. 
For Module 01, t u r n  on a l l  power supplies. 
must  be performed i n  the proper order. 
Test has not been performed af te r  i n s t a l l a t ion ,  do not proceed.) 
analog power supplies, i n  particular the + supply which supplies the 
substrate voltage for  one channel, and  the separate power supply which 
supplies substrate voltage f o r  the second channel are  turned on f i r s t .  
The substrate voltages should be monitored. Next, t u r n  on the d i g i t a l  
supplies. If  e i ther  of the substrate voltages drops,  immediately t u r n  
off  the d ig i ta l  supplies. T h i s  would be an indication t h a t  e i t he r  wires 
on the electronics board are touching something they shouldn't or tha t  
there has been ESD damage. 
Power Up (Cold or  Room Temperature) 
For Module 02, the following 
( I f  the Substrate Connection 
The 
C.4.3 Power Down 
For Module 01, t u r n  off a l l  power supplies. 
must be performed i n  the proper order. 
For Module 02, the following 
First turn off the d i g i t a l  power 
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supplies. Then t u r n  o f f  the analog supplies and the s e p a r a t e  s u b s t r a t e  
SUPPI Y 
NOTE: i t  is  h igh ly  recommended t h a t  the ana log  supplies and the 
s e p a r a t e  s u b s t r a t e  supply a r e  given red t a g s  reading  
"FIRST .ON - LAST OFF" a s  a reminder. 
2. W i t h  a s h o r t i n g  s t r a p  on, remove the system connectors  and  put  the s h o r t -  
i n g  p l u g ( s )  on the dewar. 
. 
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C.4.4 System Checkout (Cold  or Room Temperature) 
W i t h  the system powered u p ,  make the following set t ings:  
ENABLE MODE 1-7 switches s e t  t o  OFF. 
( r e se t  FET turned o f f ) .  
The IDS monitor BNC should show an "OFF" reading (see below). 
S w i t h  t o  ON the ENABLE MODE switch t h a t  corresponds t o  the ENABLE BNC being 
used for the V R  ( reset  FET turned on). 
Switch each ENABLE MODE corresponding to  an existing channel (channels 5 and 6 
on Module 02 and channels 3,4,5*, and 6 f o r  Module 02) t o  the ON position 
sequentially, checking t o  see t h a t  the IDS reads the "ON" condition, while a l l  
other enables a re  off .  
IDS: For Module 01 
V R  connected t o  one of the ENABLE BNC's 
The IDS should s t i l l  be "OFF". 
ON - .160 - .180 Volts (160 - 180 D a )  
OFF - .010 Volts 
For Module 02 
ON - . l o 0  Volts 
OFF= - .001 Volts 
* After t ransfer  of the u n i t  ce l l  from the t e s t  housing t o  the f inal  housing the 
channel 5 FET on Module 01 d i d  not turn on. I t  i s  believed this i s  due t o  a 
b a l l  bond fai lure .  
c. 5 Detector Bias 
Since the detector bias i s  equal t o  applied bias minus  voltage a t  the 
output gate p l u s  any reference voltage, equalizing the o u t p u t  gate voltage i s  
c r i t i c a l  f o r  a low b i a s  system. The voltage (Vgate) i s  created by charge i n -  
jection from the AC coupled reset  pulse d u r i n g  the time tha t  the i n p u t  gate i s  
released from VREF (usually system ground) t o  the VHI o r  OFF position of the 
rese t  FET. When the output gate i s  pulled t o  system ground, there i s  no output 
gain through the source follower. When the gate i s  released, ga in  i s  recovered 
and the output pulse d u r i n g  recovery time i s  a good approximation of the charge 
l e f t  on the i n p u t  gate i f  this amplitude i s  divided by the source follower gain. 
c- 10 
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The module 01 c i r c u i t ,  made from AT4-163 output MOSFETs and M-104 switch- 
i n g  MOSFETs, does not incorporate any means to  reduce charge injection. Un- 
fortunately,  the M 104 switches take larger  reset  pulses t o  operate a t  three 
degrees kelvin. 
is  greater t h a n  the allowable detector b i a s .  
pensated f o r  by using a n  appropriate applied bias (+0.25 V applied, -0.25 re- 
sul t a n t  across detector) ,  a l  though this produces some i n s t a b i l i t y  d u r i n g  charge 
rese t  t o  system ground, d u r i n g  which time the b i a s  polar i ty  across the detector 
i s  reversed. 
actual bias on each device i s  clearly crucial .  
p u t  nodes can be compensated by varying VREF, and the control box therefore 
provides the option t o  supply a different VREF t o  each pixel. 
output FET thresholds will of course s t i l l  impose a dc non-uniformity on the 
multiplexed output. 
o u t p u t  non-uniformity (FigureC.3a) but  only a t  the expense of the 
( i  .e. b i a s )  uniformity. 
Therefore, charge injection is  approximately 0.5 volts,  which 
T h i s  gate o f f se t  voltage i s  com- 
Determining t h a t  value of  applied bias which represents zero net 
DC non-uniformities a t  the i n -  
Differences i n  
The VREF multiplexing feature can a l so  be used t o  suppress 
i n p u t  node 
The module 02 MUX cells incorporate the capabili ty of reducing i n p u t  node 
T h i s  i n p u t  requires a pulse charge injection by means o f  a "reset-not" i n p u t .  
which is  the complement of the reset  pulse and delayed i n  order t o  AC couple on 
opposite charge d u r i n g  the time the i n p u t  ga t e  i s  released from system ground 
(see Figure C.3b). I t  was found t h a t  the adjustment for  pulse w i d t h  and delay 
time are  c r i t i c a l  f o r  this pulse w i d t h  and delay time are  c r i t i c a l  f o r  this 
pulse t o  achieve total  feed-through-pul se elimination without creating excess 
noise. The single cel l  chips were also designed t o  produce l e s s  charge injec- 
t ion t h r o u g h  selection of switch components w i t h  l e s s  capacitance since the 
charge injection i s  a l so  a function o f  rese t  switch capacitance (CRS) t o  total  
i n p u t  capacitance (CIN). Test results verify tha t  the channel w i t h  the added 
2.2 PF capacitor (Channel 5) ,  has CIN = 4.74 PF w i t h  a charge injection o f  60 
mi l l ivo l t s  and the channel w i t h o u t  added capacitance (Channel 6)  has 
PF and charge injection of 90 mill ivolts.  
= 2.14 
The difference i n  the operating points of the two ou tpu t  FET channels 
As noted above the test system does incorporate adjustment of 
of Module 02 does cause some problems. 
difference. 
When multiplexing, there i s  a 0.6 volt  
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1 ts 
I ts  1 VREF Output Adjusted 
for Each Channel 3,4, 
5,6 
,CE OUTPUT 
Channels 4 and 6 
lcll ti pl exed Y i  t h  
Pseudo Channel 
Pseudo Channel 
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Separation Of Active 
Pixe l  s 
Re-adjustment wus made 
before t e s t  data was taken. 
FIGURE C.3b - WLTIPLEXED OPERATIW YITH WLTIPLEXED "REF 
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V R E F  f o r  each pixel , b u t  V R E F  i s  p a r t  of the detector b i a s  and a g a i n  0.6 v o l t s  
i s  greater than the largest  allowable detector bias. 
n o t  useable for Module 02, b u t  can be used and was demonstrated on Module 01 
(see Figure C.3bk  I t  i s  recommended t h a t  the 02 c e l l s  be operated one a t  a 
time i n  conjunction w i t h  the dummy or  pseudo channel i n  the external control 
box. 
Therefore, this mode i s  
C- 14 
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C.6 Modes of Operation 
The systems are  capable of being operated i n  a wide variety of d i f fe ren t  
modes and rates ,  ranging from single pixel t o  continuously sampling a multi- 
plexing multiple pixels and with continuous readout or f o r  long frame times, 
u s i n g  a low duty cycle burst readout, switching t o  the "pseudo" channel while 
the focal plane i s  inactive. 
6 and 7 following. 
These modes are i l l u s t r a t ed  i n  Figure C.4, 5,  
e One Fixe1 Continuous - Set ENABLE MODE switch of channel 
t o  be measured t o  ON. Set a l l  other ENABLE MODE switches 
to  OFF. 
generated. 
time, and as sync f o r  a l l  t e s t  equipment.  
In this mode there i s  no SYNC o r  FRAME pulse 
The master clock i s  used t o  s e t  the integration 
One Pixel Multiplexed w i t h  Pseudo Channel - Connect the 
enable l i ne  of the pixel t o  the measured t o  the ENABLE BNC 
and s e t  the ENABLE MODE switch f o r  channel 1 t o  the clock 
( C K )  position. All other pixels must be connected t o  the 
ENABLE B N C ' s  2 t h r o u g h  7 w i t h  the corresponding ENABLE MODE 
switches se t  t o  OFF. 
B and C = OFF. Set the INT. 
min imum value of 01. 
multiplexed output from the sample and hold. To synchronize 
t o  the start of the frame, s e t  the SYNC SELECT t o  0. To read 
continuous DC o u t p u t  from the sample and hold f o r  one pixel,  
Set the ENABLE DELAY address t o  A = ON, 
TIME 2" +N switch t o  the 
Set the SELECT/ALL switch t o  ALL f o r  
s e t  the SELECT/ALL switch t o  SELECT. 
Integration time can be varied w i t h  the INT. 
switch. The readout of t h e  focal plane pixel is s e t  by 
the master clock. On t h e  second clock pulse, the focal 
plane pixel 's  o u t p u t  FET i s  turned off and the o u t p u t  (SOUT) 
i s  switched t o  the pseudo channel. The l eng th  of time the 
pseudo channel i s  i n  the c i rcu i t  i s  set by the ENABLE DELAY 
drive which i s  controlled by the INT. TIME switch. A t  the 
end of the set integration time a FRAME pulse i s  generated 
the output (SOUT) is  switched back t o  the focal plane pixel 
TIME 2" +N 
C- '1 5 
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and i t s  o u t p u t  FET turned on for read o u t .  
e Multiple Pixel Multiplexing - since the INT. TIME 2" +N 
determines the t iming  of the FRAME and RESET pulses, the 
INT. TIME Z N + N  switch must be se t  t o  allow suff ic ient  time 
f o r  a l l  pixels t o  be read o u t ,  01 for two pixels, 02 f o r  
four  pixels, Selection of the enable delay address (EN. 
DELAY SELECT) must be done carefully. 
i s  set  on an active focal plane pixel, t h a t  p ixe l ' s  out- 
p u t  FET will remain on d u r i n g  the en t i r e  delay time. To 
t u r n  off a l l  focal plane o u t p u t  FETs, the enable delay must 
be set for  the f irst  clock pulse a f t e r  the l a s t  active pixel  
read o u t .  Thereafter, the psecudo channel will be switched 
t o  u n t i l  time for  the next readout. Below i s  a table l ist-  
i n g  settings f o r  desired number of pixels t o  multiplexed. 
I f  the enable delay 
I . 
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C.7 Measurements 
The following comments may prove useful i n  performing devise evaluation 
measurements. 
C.7.1  Background Current Measurement 
Measurement of the dc current i n  a detector i s  useful fo r  
determining the bias dependence (including establishing 
the actual zero bias) as well as background and thermal 
g-r current calibrations. 
Direct measurement of background generated current f o r  
each detector can be taken through the VREF t o  ground by 
se t t ing  the reset  switch t o  ON (an unused enable o u t p u t  
of the control box can be used f o r  this) ,  the enable switch 
of the channel under t e s t  t o  ON, and a l l  other enables t o  
OFF. 
A1 ternat ively,  for routine analysis, an indirect  measure- 
ment of background generated current can be made by cal- 
culation from the measured charge accumulated by the i n -  
p u t  capacitance f o r  a se t  integration time. 
The c i r cu i t s  a re  i l l u s t r a t ed  i n  Figures C-8 and C.9. 
C.7.2 Response 
Response t o  IR background is  ideal ly  measured as a difference 
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Report 8481 
u 
W 
2 w 
* 
W s 
i 
a 
0 
B 
P 
ab 
a u 
P u a 
c-22 
8 
H a 
n w 
is 
u 
.I( 
e -  1 
-!- 
B I c3 
M A 
I > > 
w 
E 
k !  W .-"t;o- 
b 
i I LD 
I B !  M 
4 > > 
I I 1 
, ---- - 7 
E 
+I+ 
u 
Qc 
'0 
W 
L 
cu 
LL w a > 
+ 
> 4 
Q, 
c, 
cp m 
> 
I 
Q\ 
u 
C- 23 
- Report 8481 
i n  response (DC o u t p u t  i n  vol ts)  t o  two known backgrounds. Each 
measurement contains i n  i t  the system DC of f se t ,  which, while i t  
remains constant f o r  changes i n  background, will vary w i t h  changes 
i n  integration time. 
(1) Vs = (DC 
When two measurements will be made, the above equation reduces t o  
- DCSYSTEM) - (DC 62 - D~SYSTEM) 
Vs = DC 61 - D C 4 2  and the system DC of f se t  need not be 
measured. 
I f  the second term i n  (1) i s  small i n  caomparison t o  the f i rs t  
( 1 > > 62) , equation (1) reduces t o  
Vs = D C 6 1  - DCSYSTEM , so t h a t  while response to  only the 
larger background need be measured, one must determine the system 
DC offse t  for  every integration time t o  be used. 
Note t h a t  the system must be operated i n  the l inear  mode f o r  
accurate t e s t  data. 
only t o  determine where saturation takes place. 
background or  shorten integration time i f  saturation i s  being 
approached. 
The system should be operated near saturation 
Either reduce the 
C.7.3 Noise 
\ 
The most accurate noise measurements are  made w i t h  the highest 
pre sample and hold gain allowable without saturation. 
1. 
2. 
3.  
4. 
5. 
6. 
High erroneous noise resu l t s  can be caused by the following: 
System monitoring voltmeters connected. 
Analog output ground connected t o  the d ig i ta l  o u t p u t  ground. 
Improper isolat ion between system output and the measurement 
equipment. 
Poor quality power supplies. 
Poor quality AC power sources. 
Improper isolat ion from vacuum pump. 
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C.7.4 Reset t o  Reference Verification Test 
A t  the s t a r t  of tes t ing on one of these modules and from time t o  
time thereaf ter ,  especially i f  exceptionally good noise i s  being recorded, 
the voltage on the gates o f  the switching FETs i n  the reset  l i ne  should 
be tested fo r  effectiveness i n  t u r n i n g  on the FETs. A change i n  voltage 
a t  V R E F  N .5 volts should show up a s  a change i n  the o u t p u t  level d u r i n g  
the reset  on time. 
are  more sensit ive to  t u r n  on voltage. For Module 02 i t  may be possible t o  do 
a bet te r  job of optimizing the reset voltage ( V R ) ,  depending on background and 
temperature, fo r  lower noise than would be produced u s i n g  the recommended 
value f o r  VR. 
T h i s  i s  especially important f o r  Module 01 where the FETs 
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APPENDIX D 
CONTROL BOX DESCRIPTION 
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FRONT PANEL BNC's 
CLOCK IN 
F M E  
DI6ITAL SYNC 
VRS 
RS 
ENABLE 1-8 
VBIAS 
S I N  
VSUB 
IDS 
SOUT 
Input BNC, TTL compatible, external pulse f o r  
generating t i m i n g  pulses ( 2  microseconds m i n i m u m ,  
50% duty cycle maximum). 
Puts out a pulse synchronized w i t h  the d ig i ta l  
electronics a t  the beginning of the pixel read- 
out sequence. 
Puts out a pulse synchronized a t  the beginning 
of a pixel selected by the SYNC SELECT switch. 
The reference voltage, changed dynamically and 
synchronized t o  the enable pulse (connect t o  
V - R E F ) .  
Puts out rese t  pulses fo r  the cryogenic MUX t h a t  
are  synchronized t o  the enable pulses (connect t o  
V-RESET). 
Adjustable pulse, compliment t o  the reset  pulse, 
t o  eliminate charge injection (connect t o  V-RE- 
SET). 
Puts out the enable pulses fo r  the read of each 
pixel (connect t o  ENABLE 1, . . . 8 a s  needed). 
O u t p u t  BNC,  (+) p l u s  and ( - )  minus bias supply 
for the detectors (connect t o  V-BIAS). 
O u t p u t  BNC f o r  supplying the source voltage t o  
the MOSFETs (connect t o  V-OUT). 
O u t p u t  BNC f o r  supplying body voltage t o  a MUX 
array (connect t o  V-SUB). 
BNC i s  used t o  monitor source t o  drain current,  
by monitoring the voltage across a 1000 ohms 
series res i s tor .  
O u t p u t  BNC f o r  dr i  v i  ng external equipment. 
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S/H (OUT) 
ANAL06 SYNC 
I n p u t  BNC, accepts amplified or  unamplified 
( n o t  recommended) signal from SIN or  SOUT. 
O u t p u t  BNC, sample and ho ld  output of enabled 
channel ( s ) .  
Puts out a pulse synchronized a t  the beginning 
of a pixel selected by the SYNC SELECT switch. 
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FIGURE D-1 - FRONT PANEL OF CONTROL BOX 
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UNIT CELL CONTROL BOX 
ADJUSTHENT OF TIMING PULSES W I T H  RESPECT TO MASTER CLOCK 
RESET (RESET NOT) DELAY POT For Pulse Delay FRONT PANEL 
RESET WIDTH POT For Pulse Width FRONT PANEL 
RESET HIGH POT For Pulse Amp1 i tude FRONT PANEL 
RESET HIGH 
RESET DELAY 
RESET LOW 
RESET WIDTH 
ENABLE HIGH 
POT For Pulse Turn O f f  Amplitude FRONT PANEL 
POT For Pulse Delay FRONT PANEL 
POT For Pulse Turn On Amplitude FRONT PANEL 
POT For Pulse Width REAR HALF, 
Chip 13-1 
POT For Pulse Turn O f f  Amplitude FRONT PANEL 
ENABLE LOU POT For Pulse Turn On Amplitude FRONT PANEL 
ENABLE DELAY NOT ADJUSTABLE 
S/H (SAUPLE 6 HOLD) DELAY POT For Pul se Delay FRONT PANEL 
S/H WIDTH 
DC RESTORE DELAY 
POT For Pulse Width 
POT For Pulse Delay 
FRONT HALF, 
Chip 13-2 
FRONT PANEL 
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UNIT CELL CONTROL BOX 
SYITCHES AND ADDITIONAL ADJUSTMENTS 
BIAS 
V ~ U B  ADJUST 
Vss ADJUST 
Rx ADJUST 
EN DELAY 
SYNC SELECT 
SELECT/ALL 
INT. TIE 
$ + N .  
ENABLE mYDE 
DC LEVEL 
EN DELAY SELECT 
Switch (+, GND, - ) :  
bias on Vbias BNC 
+ BIAS Adjus t  POT (0 t o  +10 volts  bias) 
- BIAS Adjust  POT (0 t o  -10 volts  bias) 
POT t o  adjust  substrate voltage (0 t o  + 10 
Selects polar i ty  of 
vol ts) .  
POT t o  adjust  source supply (0  t o  +10 vol t s )  
POT simulates source output resistance (10K 
t o  30 ohms). 
Switch (ON, OFF) t o  use RX as simulated source 
output. 
Hex switch (only octal  positions represent 
logical s t a t e s )  t o  s e l ec t  which pixel t o  
sync on (EN 1-8) and which enable is  selected 
w i t h  the SELECT/AtL switch. 
Switches the sample-and-hold c i r c u i t r y  t o  
t r igger  on a selected pixel o r  on a l l  pixels.  
In the SELECT mode, the pixel tr iggered on 
is the one indicated by the SYNC SELECT switch. 
Dual hex thumbwheel switch (N hex uses only 
o$tal posit ions tha t  represent logical s t a t e s ,  
N Hex uses a l l  posit ions) t o  s e l ec t  inte N ' Y  ration N 
time of each pixel. 
times the base time s e t  by the master clock 
(external pulse generator). 
T h i s  i n t e r i a l  i s  2 
Seven switches, one f o r  each channel, three 
posit ions (ON, CK, OFF), t o  s t a t i c a l l y  set 
the enable s t a t e  ON o r  OFF or t o  be clock 
dynamically ( in t e r io r  of box). 
POTS s e t  up separate VREF voltage levels 
when clocking through the enables ( i n t e r i o r  Of box) 
2", 2 ' ,  and Z2 switches se l ec t  the enable pulse 
t h a t  i s  used d u r i n g  integration period f o r  
simulated source follower output ( i n t e r i o r  of box). 
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FIGURE D-2 - DIGITAL TIMING AND DRIVE CIRCUIT 
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